SAFEST NEWSLETTER

ISSUE NO 4 | FEBRUARY 2023



SAFEST

OUR PROJECT

The overall aim of SAFEST is to enhance the scientific and technological capacity of Tallinn University of Technology (TalTech) in the field of Hardware Security, to be achieved through networking activities with its internationally leading Twinning partners: CNRS/UM, KU Leuven, TUM and TU Graz. To achieve this, the 3-year project from 2021 to 2023 builds upon the existing strong competences of TalTech in closely related fields, to be complemented by the specific knowhow of the Twinning partners in test for security, reverse engineering and defenses, side channel attacks, and hardware-software architectural vulnerabilities.

- GRAZ SUMMER
 SCHOOL
- HIGHLIGHTED
 RESEARCH
- PROJECT REVIEW
 MEETING
- STAFF AND ESR
 EXCHANGES
- NEW PUBLICATIONS



The project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 952252.

ISSUE NO 4 | JANUARY 2023

...



GRAZ SUMMER SCHOOL

This year's 2nd summer school took place in June in the framework of TU Graz Security Week on Sept 26-30, 2022. The summer school spanned five days and in addition to prof Pagliarini's (TalTech) presentation "Hardware Trojan Horses: from Theory to Practice" covered numerous other related topics, like:

- Fully Homomorphic Encryption and Applications,
- Side Channel Attacks,
- High-Assurance Crypto Software, •
- Modern Fuzzing Research and Engineering,
- etc. •

There participated ESRs from all the SAFEST consortium universities. There were separate workshops for the PhD students to discuss work in progress as well as many practical lab exercises.

The programme and presentation slides are available on the security week's webpage: https://securityweek.at/2022/program/

HIGHLIGHTED RESEARCH

Members of the SAFEST project have been collaborating on post-quantum cryptographic solutions and looking at how to build efficient hardware accelerators for the many algorithms being considered for standardization. In "KaLi: A Crystal for Post-Quantum Security using Kyber and Dilithium", researchers from TU Graz and from TalTech have built a unified architecture that supports both Kyber and Dilithium, thus allowing for key exchange mechanism and digital signatures to share hardware resources.

The paper was published in the journal "IEEE Transactions on Circuits and Systems I: Regular Papers". Abstract and full text can be found at https://eprint.iacr.org/2022/1086



Sujoy Sinha Roy • 1st Assistant Professor at Graz University of Technology

We introduce 'KaLi' the unified cryptoprocessor for post-quantum key agreement (Kyber) and signature (Dilithium). Both Kyber and Dilithium are winners of the NIST POC competition.

The paper has been accepted in IEEE TCAS-1 which is one of the top 3 venues for computer hardware design (as per Google scholar). Congratulations to Aikata, Ahmet Can Mert, Malik Imran, Samuel Pagliarini, and finally me! The full paper is available at https://Inkd.in/dDYXF94u #postquantum #postquantumcryptography

EEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, . VOL. XX, NO. X, XXX 20XX

KaLi: A Crystal for Post-Quantum Security using Kyber and Dilithium

Aikata Aikata, Ahmet Can Mert, Malik Imran, Samuel Pagliarini, Sujoy Sinha Roy

Abstract—Quantum computers pose a threat to the security of communications over the interest. This imminent risk has led to the standardization of cryptographic schemes for protection in a post-quantum scenario. We present a design methodology for future implementations of such algorithms. This is immifised using the NIST selected digital signature scheme CRYSTALS-Dilithium and key encapsulation scheme CRYSTALS-Kyber, A unified architecture, RaLL, is proposed that can perform key generation, encapsulation, decapsulation, signature gener-ation, and signature verification for all the security levels of CRYSTALS-Dilithium, and CRYSTALS-Kyber. A unified yet fixible polynomial arithmetic unit is designed that can processes Kyber operations twice as fast as Dilithium operations. Efficient

eighteen years have witnessed a giant leap in the develop ment of quantum computers. In 2019, Google claimed qua tum supremacy by developing a 53-qubit quantum compute Sycamore [2]. Sycamore could solve a task in 200 seconds which would take a classical computer 10,000 years. Various labs across the world have developed even stronger quantu computers [3]. This raises the existential question of whether ication packets containing emails, passwords, etc our commi are already insecure. The answer to this is - yes. Even thoug quantum computers built until now are not strong enough to break classical public key cryptography, emails and passy

CCO You and 61 others

4 comments • 1 repost



PROJECT REVIEW MEETING

The Review Meeting for the SAFEST Reporting Period 1 (Jan 2021 - March 2022) took place on June 14, 2022 in Zoom with the participation SAFEST Steering Committee (with one representative from each consortium member), EC representative and an independent reviewer. The meetina summarised the reporting documentation submitted by the consortium. Prof. Pagliarini's presentation was followed by several rounds of Q&A. A few follow-up topics (like spending balances, different approaches to use of PMs with partners) were identified, addressing which over the next few weeks eliminated the last remaining unclear issues. In August 2022 the Period Reports were approved by the EC.

STAFF AND ESR EXCHANGES

SAFEST **staff exchanges** and **ESR exchanges** continued in the 2nd half of 2022 (July-Dec) with virtual meetings with Staff participation from all 5 partners. We also had a small number of physical site visits.

All these meetings are listed on SAFEST website at <u>https://safest.taltech.ee/exchanges-2022/</u>





The last year of the SAFEST project has started and now is a perfect time to take most out of this project and plan for both virtual meetings and ON-SITE visits!

NEW PUBLICATIONS

The 2nd half of 2022 was especially prolific for SAFESTrelated research. In addition to the aforementioned KaLi paper, three more papers were published:

"Multiplierless Design of Very Large Constant Multiplications in Cryptography" by Levent Aksov (TalTech), Debapriya Roy (TUM), Malik Imran (TalTech), Patrick Karl (TUM), and Samuel Pagliarini (TalTech) in the journal "IEEE Transactions on Circuits and Systems II". See more at https://arxiv.org/abs/2202.10022

"A Pragmatic Methodology for Blind Hardware Trojan Insertion in Finalized Layouts" by Alexander Hepp (TUM), Tiago Diadami Perez (TalTech), Samuel Pagliarini (TalTech) and Georg Sigl (TUM) at International Conference on Computer-Aided Design (ICCAD). Have a look at https://arxiv.org/abs/2208.09235

"Leveraging Layout-based Effects for Locking Analog ICs" by Muayad Aliafar (TalTech), Florence Azaïs (CNRS), Marie-Lise Flottes (CNRS) and Samuel Pagliarini (TalTech) at ASHES'22: Workshop on Attacks and Solutions in info Hardware Security. More at https://arxiv.org/abs/2209.01856

Congratulations to all authors!

Multiplierless Design of Very Large Constant Multiplications in Cryptography

Levent Aksoy, Member, IEEE, Debapriya Basu Roy, Member, IEEE, Malik Imran, Student Member, IEEE, Patrick Karl, and Samuel Pagliarini, Member, IEEE

are constant multiplications by a single variable subtractors. Due to the intrinsic complexity of the variable subtractors. Due to the intrinsic complexity of the ve introduce an approximate algorithm, called 1011, itions the very large constants into smaller ones. To number of operations, 1011, incorporate graph-based on subsepression elimination methods proposed for the ledge of constant multiplications. It can also consider of a multiplices design default 2022 May of operations in series, i.e. ns of the 21 ns in series, i.e., the in number of operations. the adder-steps of a ntly with a little overh High-level y with a little overhead in the experimental results indicate an lead to a 36.6% reduction [cs.CR] pect to a design using a m can vield a 48.3% reducti

ex Terms-very large constant multiplication, shift-adds , graph-based algorithms, common subexpression elimina-7 10591

I. INTRODUCTION

I. INTRODUCTION Multiplication of constant() by a variable is a ubiqui-tous operation in many applications, such as digital signal processing and cryptography. Since constants are determined beforehand in these applications and the implementation of a multiplier in hardware is expensive in terms of area and power consumption, the constant multiplication can be real-ized under the shift-adds architecture using only shifts and deders/ubtractors [1]. Note that shifts by a constant value can be realized using only wires which represent no hard-ware cost. In crystoreneously constant scale to the shift by a constant value can be realized using only wires which represent no hard-mer cost. In crystoreneousle alcounts, such as eliticit curve :2205.] can be realized using only wires which represent no hard-ware cost. In cryptographic algorithms, such as elliptic curve cryptography (ECC) [2], [3] and supersingular isogeny key encapsulation (SIKE) [4], [5], prime numbers to be multiplied by a variable can respectively be 201-521 bits and 448-768 bits long due to security requirements. The parallel realization of

ork has been partially conducted in the project "ICT prog as supported by the European Union through the European may also portially supported by the European Union".

Hillichee.)
I P. Karl are with the Technical University of Munich tectrical and Computer Engineering, Chair for Security in

sucn constant multiplications is required for high-per cryptographic designs [2]. Thus, the very large com-tiplication (VLCM) problem is defined as finding a number of adders/subtractors which realize the mult of given very large constants by a variable. Similar to problem is NP-complete.

problem is NP-complete. Techniques under the residue residue number sy (9), that enable large constant multiplications to i unique as easily of small constant multiplications, introduced, but they require the logic for conver tween binary and residue number system. Many teger multiplication architectures [10]-[12] have proposed, but both operands in these architectures as to be variable. Moreover, prominent algorithms, then the unique target for the shift add, addime ent algorithms [13]-[16] variance, storeover, prominent algorithms [15]-been developed for the shift-addk design of const lications, but they are limited with the bit-width nts. Furthermore, the VLCM problem has not be multiplicat constants. Furthermore, the VLAM provides may a studied theroughly. Hence, we introduce the first ag-mate algorithm TOLL proposed for the VLCM pro-which is the main contribution of this brief. TOLL div-very large constants into small coefficients with a rea-bi-width and redefines these very large constants a equations in the form of summation of shifted yers. bit-width and re-defines these very large constants as linear equations in the form of summation of shifted versions of these small coefficients. It finds common partial products in a shift-adds design of these small coefficient multiplications using a prominent graph-based (GB) algorithm [14], [15], It extracts common subexpression among the linear equations using an efficient common subexpression elimination (CKE) algorithm [17], [18]. The performance of a design can be more critical than other characteristics and thus, an increase in area and power consumption can be compromised to meet the performance criterion. Hence, TOLL can also consider the maximum number of corectations in series, called the number maximum number of operations in series, called the number of adder-steps, while reducing the number of operations. Experimental results show that shift-adds designs obtained by 701. Lawe significantly less hardware complexity than those including generic multipliers and compressor trees, and delay-aware optimization leads to a significant reduction in minimum delay of a design with respect to area-aware optimization. The remainder of this brief is cognizized as follows: Sec-tion II introduces background concepts. TOLL is described in detail in Section III. Experimental results are given in Section IV. Finally, Section V concludes the brief. mum number of operations in series, called the number

II. BACKGROUND

This section presents background concepts on the shift-add esign of constant multiplications. Since constants are multiplications.